Hi! I’m currently a PhD student in the Circuits and Systems group at Imperial College London, supervised by John Wickerson.
My research focuses on formalising the process of converting high-level programming language descriptions to correct hardware that is functionally equivalent to the input. This process is called high-level synthesis (HLS), and allows software to be turned into custom accelerators automatically, which can then be placed on field-programmable gate arrays (FPGAs). An implementation in the Coq theorem prover called Vericert can be found on Github.
I have also worked on random testing for FPGA synthesis tools. Verismith is a fuzzer that will randomly generate a Verilog design, pass it to the synthesis tool, and use an equivalence check to compare the output to the input. If these differ, the design is automatically reduced until the bug is located.
Mailing list for development discussion and patches related to the cohpred project. For help sending patches to this list, please consult git-send-email.io.
Low-volume mailing list for announcements related to the cohpred project.
General mailing lists for patches and discussions around ymh-emacs.
The purpose of this list is for any discussions relative to Vericert.
This mailing list is for anything related to Org Zettelkasten as well as any questions about the Zettelkasten note-taking method.
Mailing list for development discussion and patches related to the vericert project. For help sending patches to this list, please consult git-send-email.io.
Development mailing list for emacs-zettelkasten.
The git repository can be setup using the following:
git config sendemail.to '~ymherklotz/emacs-zettelkasten-devel@lists.sr.ht'
General catch-all for patches, questions, and discussions for any of ~ymherklotz's projects which do not have their own mailing list.
When posting patches to this list, please edit the [PATCH] line to include the specific project you're contributing to, e.g.
[PATCH vericert v2] Add thing to stuff