~rabbits/uxn

2 2

Synthesizable Uxn CPU

Martin Cejp <cejp.mart@gmail.com>
Details
Message ID
<CANRCQLeuEFBdhVqzGo7Ca8T3uqCBUuYOMwsnY2=Oe3apePW1xA@mail.gmail.com>
DKIM signature
pass
Download raw message
Hi,

For some time I have been toying around with a microarchitecture for
implementing an Uxn-compatible CPU in hardware. Would that be cool with you?
I gather from the docs that Uxn is designed as emulation-first to avoid
producing physical waste, but the Verilog code would run on an FPGA anyway.

Cheers
Martin
Details
Message ID
<16559281460.21771@mail.networkname.de>
In-Reply-To
<CANRCQLeuEFBdhVqzGo7Ca8T3uqCBUuYOMwsnY2=Oe3apePW1xA@mail.gmail.com> (view parent)
DKIM signature
missing
Download raw message
> Hi,
> 
> For some time I have been toying around with a microarchitecture for
> implementing an Uxn-compatible CPU in hardware. Would that be cool with you?
> I gather from the docs that Uxn is designed as emulation-first to avoid
> producing physical waste, but the Verilog code would run on an FPGA anyway.
> 

Just a remark from the sidelines: that would be pretty nice. I thought about this myself, but 
don't have the necessary skills for a full CPU project. I did some experiments with the 
Icestorm tools and have a Lattice ICEStick, which is a bit small but good enough for the 
J1 Forth CPU. I'd be happy to help, even if it just means running the odd test. But, as
I said, I'm not a HW/Verilog expert.

What kind of FPGA and toolchain are you using?


felix
Details
Message ID
<ebf645f428b0e0fc4f6e33f96e8d4c8d38460252.camel@digitalfoto-model-award.de>
In-Reply-To
<16559281460.21771@mail.networkname.de> (view parent)
DKIM signature
missing
Download raw message
On Wed, 2022-06-22 at 22:09 +0200, felix.winkelmann@bevuta.com wrote:
>
> Just a remark from the sidelines: that would be pretty nice. I
> thought about this myself,

Same.

> but  don't have the necessary skills for a full CPU project.

Same.

> I did some experiments with the Icestorm tools and have a Lattice
> ICEStick, which is a bit small but good enough for the J1 Forth CPU.

I think Icestorm compatible boards are a good start because their
toolchain is widely tested and small in comparison to other monsters
and the boards are easy to get.

I've UP5k (Upduino1 & -2) and HX8k (Lattice board) boards here.

> I'd be happy to help, even if it just means running the odd test.
> But, as I said, I'm not a HW/Verilog expert.

So far I only managed to let some LEDs "dance" and a serial output with
a preset constant text and then it got boring because I only have
digital neighbours not interested in FPGAs...

> What kind of FPGA and toolchain are you using?

Have a look at:

https://8bitworkshop.com/v3.9.0/?file=test2.asm&platform=verilog

That in-browser IDE and simulator may be a way to start even for the
ones without a board?

At least it could be the standard testbed?
Reply to thread Export thread (mbox)